

FIG. 1A

FIG. 1B is a block diagram of a system architecture.




FIG. 1B




FIG. 1C




FIG. 2A




FIG. 2B




FIG. 2C




FIG. 3A




FIG. 3B






FIG. 3C




FIGURE 4B

**FIGURE 4A**




FIGURE 4C

FIG. 4D is a schematic diagram of a system architecture.




FIGURE 4D




FIGURE 4E




FIGURE 5A





FIGURE 5B





**FIGURE 6**




FIGURE 7A




FIGURE 7B




FIGURE 7C




FIGURE 7D




FIGURE 7E

```

graph TD
    770([RESET]) --> 771[SET RX ACK STATE TO IDLE]
    771 --> 772{ALL PLANES AT ACK 1?}
    772 -- YES --> 773[SET RX ACK STATE TO ACK 1]
    772 -- NO --> 774{ALL PLANES AT ACK 0?}
    774 -- YES --> 775[SET RX ACK STATE TO ACK 0]
    774 -- NO --> 776[LEAVE STATE UNCHANGED]
    773 --> 777[SEND CURRENT RX ACK STATE TO SOURCES]
    775 --> 777
    776 --> 777
    777 --> 772

```

**FIGURE 7F**

```

graph TD
    800([START]) --> 802[SET LAST BARRIER STATE TO  
CURRENT BARRIER STATE]
    802 --> 804[RESET  
SEQUENCE NUMBER RANGE]
    804 --> 806{PACKET  
TO SEND?}
    806 -- NO --> 816[WAIT FOR  
BARRIER PHASE TRANSITION]
    806 -- YES --> 808{CURRENT  
& LAST STATES  
EQUAL?}
    808 -- NO --> 816
    808 -- YES --> 810{SEQ.  
NUMBER  
LEFT?}
    810 -- NO --> 816
    810 -- YES --> 812[ADD SEQUENCE NUMBER  
AND BARRIER PHASE  
TO PACKET]
    812 --> 814[SEND PACKET]
    814 --> 806

```

**FIGURE 8**

**FIGURE 8**






FIGURE 9